


Übung 2 Synthese

Synthesis




• ...

Design digitaler Schaltkreise





- Counter
- counter_top contains an instance of the counter, and feed through the counter's input and outputs





- The Cadence tools are usually very complex
- We will use only the minimal set of commands required to produce a result
- Commands callable from a TCL (tool command language) script
- The commands are written in the file called synthesize.tcl

Loading library



- To start with synthesis, we have to select a set of logic functions (gates and flipflops) to be used.
- The technology kit provides a set of functions, with various timing characterization option.
- TCL command: set_db library /path/to/library.lib

```
: AND2X1 HV
Cell Description: Combinational cell (AND2X1 HV) with drive strength X1
cell (AND2X1 HV) {
 drive strength : 1;
                  : 14.112000;
 area
 pg pin(gnd!) {
     voltage name : gnd!;
     pg type : primary ground;
 pq pin(vdd!) {
     voltage_name : vdd!;
     pg type : primary power;
 cell leakage power : 1650.967087;
 leakage power () {
     when : "!A & !B";
     value : 1110.011040;
 leakage_power () {
     when : "!A & B";
value : 1572.759967;
```

Loading design and elaboration



- Loading design
- Command: read_hdl -v2001 {counter_top.v ../assignment1/counter.v}
- Elaboration
- Command: elaborate
- Elaboration is the process of implementing HDL description as a netlist with generic gates and flipflops

```
not g4 (n 176, value sr[31]);
not g10 (n 319, reinit);
and g15 (n 318, n 240, enable);
and g16 (n_320, n_318, n_319);
or g17 (n 322, n 320, reinit);
and g21 (n 327, n 9, overflow);
and q22 (n 328, n 327, n 319);
or g23 (n_329, n_328, reinit);
and q24 (n 330, enable, n 319);
or g25 (n 331, n 330, reinit);
not g1 (n 240, overflow error);
and g27 (n 9, n 315, enable);
CDN flop \value reg[0] (.clk (clock), .d (n 273), .sena (n 322),
     .aclr (1'b0), .apre (1'b0), .srl (reset), .srd (1'b0), .q
     (value[0]));
CDN flop \value reg[1] (.clk (clock), .d (n 274), .sena (n 322),
     .aclr (1'b0), .apre (1'b0), .srl (reset), .srd (1'b0), .q
     (value[1]));
CDN flop \value reg[2] (.clk (clock), .d (n 275), .sena (n 322),
     .aclr (1'b0), .apre (1'b0), .srl (reset), .srd (1'b0), .q
     (value[2]));
CDN flop \value reg[3] (.clk (clock), .d (n 276), .sena (n 322),
     .aclr (1'b0), .apre (1'b0), .srl (reset), .srd (1'b0), .q
     (value[3]));
CDN flop \value reg[4] (.clk (clock), .d (n 277), .sena (n 322),
     .aclr (1'b0), .apre (1'b0), .srl (reset), .srd (1'b0), .q
     (value[4]));
CDN flop \value reg[5] (.clk (clock), .d (n 278), .sena (n 322),
     .aclr (1'b0), .apre (1'b0), .srl (reset), .srd (1'b0), .q
     (value[5]));
CDN flop \value reg[6] (.clk (clock), .d (n 279), .sena (n 322),
     .aclr (1'b0), .apre (1'b0), .srl (reset), .srd (1'b0), .q
     (value[6]));
```

Constraints



- Defining the constraints is done by calling a set of commands, using a standard called SDC (Synopsis Design Constraints).
- SDC commands are supported by tools from Cadence, Synopsis and the newest Xilinx Vivado Suite, which makes design constraining easy to learn and reuse among various technologies.
- constraints.sdc

Constraints



- Defining the clocks is the first step when writing a constraints file. Mostly three parameters are required:
- A clock frequency or waveform (if the clock is not symetrical)
- A target wire to apply it to
- A name to identify the clock. It is usually set to the name of the wire, for clarity
- Commands in constraints.sdc
- create_clock -name clock -period 1 [get_port clock]
- Further commands:
- set_clock_uncertainty 0.1 -setup clock
- (reduces setup slack by 0.1 ns)
- set_clock_uncertainty 0.1 -hold clock
- (reduces setup slack by 0.1 ns)
- set_output_delay -clock clock 0.5 [get_ports {value*}]
- Load command in synthesize.tcl: read_sdc constraints.sdc

Configuring timing output



- Timing groups are a feature of the tool to group the logic paths depending on their types and help make timing analysis clearer
- Input to register (I2C)
- Register to output (C2O)
- Register to Register (C2C)
- Example:
- set all_regs [all des seqs -clock clock]
- define_cost_group -name C2C
- path_group -from \$all_regs -to \$all_regs -group C2C -name C2C

Synthesis



- Commands for synthesis:
- synthesize -to_mapped -effort medium
- Incremental optimization:
- synthesize -to_mapped -incr -effort medium
- Command for writing the output netlist: write_hdl
- Command for writing of timing output: *report timing*

Netlist



•

```
BUFX24 HV g1416(.A (\value[7] 570 ), .Q (value[7]));
BUFX24 HV q1409(.A (\value[6] 569), .Q (value[6]));
BUFX32 HV g1408 (.A (\value sr[26] 623 ), .Q (value sr[26]));
BUFX24 HV g1415(.A (\value[5] 568), .Q (value[5]));
BUFX24 HV g1425(.A (\value[4] 567), .Q (value[4]));
DFX4 HV overflow error reg(.CP (clock), .D (n 277), .Q
     (overflow error 596), .QN (UNCONNECTEDO));
DFX4 HV overflow req(.CP (clock), .D (n 276), .Q (overflow 595), .QN
     (n 58));
DFX6 HV \value reg[0] (.CP (clock), .D (n 608), .Q (\value[0] 563),
     .QN (UNCONNECTED1));
DFX6 HV \value reg[1] (.CP (clock), .D (n 246), .Q (\value[1] 564),
     .QN (UNCONNECTED2));
DFX6 HV \value reg[2] (.CP (clock), .D (n 493), .Q (\value[2] 565),
     .QN (UNCONNECTED3));
DFX6 HV \value reg[3] (.CP (clock), .D (n 243), .Q (\value[3] 566),
     .ON (UNCONNECTED4));
DFX6 HV \value reg[4] (.CP (clock), .D (n 604), .Q (\value[4] 567),
     .QN (UNCONNECTED5));
DFX6 HV \value reg[5] (.CP (clock), .D (n 241), .Q (\value[5] 568),
     .QN (UNCONNECTED6));
```

Timing report



