



# Übung 2

## Synthese

• ...



- Counter
- counter\_top contains an instance of the counter, and feed through the counter's input and outputs



- The Cadence tools are usually very complex
- We will use only the minimal set of commands required to produce a result
- Commands callable from a TCL (tool command language) script
- The commands are written in the file called `synthesize.tcl`

- To start with synthesis, we have to select a set of logic functions (gates and flipflops) to be used.
- The technology kit provides a set of functions, with various timing characterization option.
- TCL command: *set\_db library /path/to/library.lib*

```
/*
Module      : AND2X1_HV
Cell Description : Combinational cell (AND2X1_HV) with drive strength X1
*/

cell (AND2X1_HV) {

    drive_strength : 1;

    area          : 14.112000;
    pg_pin(gnd!) {
        voltage_name : gnd!;
        pg_type      : primary_ground;
    }

    pg_pin(vdd!) {
        voltage_name : vdd!;
        pg_type      : primary_power;
    }

    cell_leakage_power : 1650.967087;

    leakage_power () {
        when      : "!A & !B";
        value     : 1110.011040;
    }
    leakage_power () {
        when      : "!A & B";
        value     : 1572.759967;
    }
}
```

- Loading design
- Command: `read_hdl -v2001 {counter_top.v ../assignment1/counter.v}`
- Elaboration
- Command: `elaborate`
- Elaboration is the process of implementing HDL description as a netlist with generic gates and flipflops

```
not g4 (n_176, value_sr[31]);
not g10 (n_319, reinit);
and g15 (n_318, n_240, enable);
and g16 (n_320, n_318, n_319);
or g17 (n_322, n_320, reinit);
and g21 (n_327, n_9, overflow);
and g22 (n_328, n_327, n_319);
or g23 (n_329, n_328, reinit);
and g24 (n_330, enable, n_319);
or g25 (n_331, n_330, reinit);
not g1 (n_240, overflow_error);
and g27 (n_9, n_315, enable);
CDN_flop \value_reg[0] (.clk (clock), .d (n_273), .sena (n_322),
    .aclr (1'b0), .apre (1'b0), .srl (reset), .srd (1'b0), .q
    (value[0]));
CDN_flop \value_reg[1] (.clk (clock), .d (n_274), .sena (n_322),
    .aclr (1'b0), .apre (1'b0), .srl (reset), .srd (1'b0), .q
    (value[1]));
CDN_flop \value_reg[2] (.clk (clock), .d (n_275), .sena (n_322),
    .aclr (1'b0), .apre (1'b0), .srl (reset), .srd (1'b0), .q
    (value[2]));
CDN_flop \value_reg[3] (.clk (clock), .d (n_276), .sena (n_322),
    .aclr (1'b0), .apre (1'b0), .srl (reset), .srd (1'b0), .q
    (value[3]));
CDN_flop \value_reg[4] (.clk (clock), .d (n_277), .sena (n_322),
    .aclr (1'b0), .apre (1'b0), .srl (reset), .srd (1'b0), .q
    (value[4]));
CDN_flop \value_reg[5] (.clk (clock), .d (n_278), .sena (n_322),
    .aclr (1'b0), .apre (1'b0), .srl (reset), .srd (1'b0), .q
    (value[5]));
CDN_flop \value_reg[6] (.clk (clock), .d (n_279), .sena (n_322),
    .aclr (1'b0), .apre (1'b0), .srl (reset), .srd (1'b0), .q
    (value[6]));
```

- Defining the constraints is done by calling a set of commands, using a standard called SDC (Synopsis Design Constraints).
- SDC commands are supported by tools from Cadence, Synopsis and the newest Xilinx Vivado Suite, which makes design constraining easy to learn and reuse among various technologies.
- `constraints.sdc`

- Defining the clocks is the first step when writing a constraints file. Mostly three parameters are required:
- A clock frequency or waveform (if the clock is not symmetrical)
- A target wire to apply it to
- A name to identify the clock. It is usually set to the name of the wire, for clarity
- Commands in constraints.sdc
- *create\_clock -name clock -period 1 [get\_port clock]*
- Further commands:
- *set\_clock\_uncertainty 0.1 -setup clock*
- (reduces setup slack by 0.1 ns)
- *set\_clock\_uncertainty 0.1 -hold clock*
- (reduces setup slack by 0.1ns)
- *set\_output\_delay -clock clock 0.5 [get\_ports {value\*}]*
- Load command in synthesizer.tcl: *read\_sdc constraints.sdc*



- Timing groups are a feature of the tool to group the logic paths depending on their types and help make timing analysis clearer
- Input to register (I2C)
- Register to output (C2O)
- Register to Register (C2C)
- Example:
- *set all\_regs [all des seqs -clock clock]*
- *define\_cost\_group -name C2C*
- *path\_group -from \$all\_regs -to \$all\_regs -group C2C -name C2C*

- Commands for synthesis:
- *synthesize -to\_mapped -effort medium*
- Incremental optimization:
- *synthesize -to\_mapped -incr -effort medium*
- Command for writing the output netlist: *write\_hdl*
- Command for writing of timing output: *report timing*

- ...

```


BUFX24_HV g1416(.A (\value[7]_570 ), .Q (value[7]));
BUFX24_HV g1409(.A (\value[6]_569 ), .Q (value[6]));
BUFX32_HV g1408(.A (\value_sr[26]_623 ), .Q (value_sr[26]));
BUFX24_HV g1415(.A (\value[5]_568 ), .Q (value[5]));
BUFX24_HV g1425(.A (\value[4]_567 ), .Q (value[4]));
DFX4_HV overflow_error_reg(.CP (clock), .D (n_277), .Q
    (overflow_error_596), .QN (UNCONNECTED0));
DFX4_HV overflow_reg(.CP (clock), .D (n_276), .Q (overflow_595), .QN
    (n_58));
DFX6_HV \value_reg[0] (.CP (clock), .D (n_608), .Q (\value[0]_563 ),
    .QN (UNCONNECTED1));
DFX6_HV \value_reg[1] (.CP (clock), .D (n_246), .Q (\value[1]_564 ),
    .QN (UNCONNECTED2));
DFX6_HV \value_reg[2] (.CP (clock), .D (n_493), .Q (\value[2]_565 ),
    .QN (UNCONNECTED3));
DFX6_HV \value_reg[3] (.CP (clock), .D (n_243), .Q (\value[3]_566 ),
    .QN (UNCONNECTED4));
DFX6_HV \value_reg[4] (.CP (clock), .D (n_604), .Q (\value[4]_567 ),
    .QN (UNCONNECTED5));
DFX6_HV \value_reg[5] (.CP (clock), .D (n_241), .Q (\value[5]_568 ),
    .QN (UNCONNECTED6));
  
```

# Timing report

Path 1: VIOLATED (-588 ps) Setup Check with Pin dut/value\_reg[14]/CP->D

Group: C2C  
 Startpoint: (R) dut/value\_reg[11]/CP  
 Clock: (R) clock  
 Endpoint: (R) dut/value\_reg[14]/D  
 Clock: (R) clock

	Capture	Launch
Clock Edge:+	1000	0
Src Latency:+	0	0
Net Latency:+	0 (I)	0 (I)
Arrival:=	1000	0
Setup:-	174	
Uncertainty:-	100	
Required Time:=	726	
Launch Clock:-	0	
Data Path:-	1314	
Slack:=	-588	



Timing Point	Flags	Arc	Edge	Cell	Fanout	Load (fF)	Trans (ps)	Delay (ps)	Arrival (ps)
dut/value_reg[11]/CP	-	-	R	(arrival)	66	-	0	-	0
dut/value_reg[11]/Q	-	CP->Q	F	DFX6_HV	5	43.0	111	459	459
dut/inc_add_34_54/g6008/Q	-	A->Q	F	BUF24_HV	3	23.2	45	156	615
dut/inc_add_34_54/g5977/Q	-	B->Q	F	AND2X8_HV	1	16.3	47	141	756
dut/inc_add_34_54/g5963/Q	-	A->Q	R	NAND2X12_HV	4	47.3	126	100	856
dut/inc_add_34_54/g5933/Q	-	A->Q	F	NOR2X8_HV	1	11.0	56	47	903
dut/inc_add_34_54/g5886/Q	-	A->Q	R	NAND2X6_HV	1	10.9	82	72	975
dut/inc_add_34_54/g5830/Q	-	A->Q	R	XNOR2X2_HV	1	8.8	207	176	1150
dut/g6663/Q	-	A1->Q	R	AO22X6_HV	1	7.1	63	164	1314
dut/value_reg[14]/D	<<<	-	R	DFX6_HV	1	-	-	0	1314